 |
|||||||
|
|||||||
|
|
|||||||
|
|||||||
|
|
| DG403DY-E3资料 | |
|
DG403DY-E3 PDF Download |
|
File Size : 116 KB
Manufacturer:SIL Description:DMA REQUEST: The DMA Request (DREQ) lines are individual asynchronous channel request inputs used by peripheral circuits to obtain DMA service. In Fixed Priority, DREQ0 has the highest priority and DREQ3 has the lowest priority. A request is generated by activating the DREQ line of a channel. DACK will acknowledge the recognition of a DREQ signal. Polarity of DREQ is programmable. RESET initializes these lines to active high. DREQ must be maintained until the corresponding DACK goes active. DREQ will not be recognized while the clock is stopped. Unused DREQ inputs should be pulled High or Low (inactive) and the corresponding mask bit set. |
|
| 相关型号 | |
| ◆ GE14811 | |
| ◆ B337-20-285 | |
| ◆ SCD510-53-1 | |
| ◆ E19323AA | |
| ◆ 48220-20629 | |
| ◆ EN29LV512-70SCP | |
| ◆ 74C922WM | |
| ◆ DS32B35-33IND | |
| ◆ AT28C64B-15JU | |
| ◆ ATMEGA16A-AU | |
| 1PCS | 100PCS | 1K | 10K | ||
| 价 格 | |||||
|
型 号：DG403DY-E3 厂 家：SIL 封 装： 批 号：0648/52 数 量：485 说 明：Bid Price |
|||||
|
运 费： 所在地： 新旧程度： |
|||||
| 联系人：刘先生，罗小姐，刘小姐，刘先生，王先生 |
| 电 话：0086-755-83576094,83576097,83576087,83576084,83979425 |
| 手 机：0086-(0)13728684091 |
| QQ：2355773149,2355773142,61991728 |
| MSN：franlmk168@live.cn |
| 传 真：86-755-83576061 |
| EMail：sales@xgf-ic.com, kupan_ic@126.com |
| 公司地址： 深圳市龙岗区龙岗街道龙岗大道远洋新干线晶钻广场2栋B座2915房 |
