![]() |
|||||||
|
|||||||
![]() |
FQD2N100TF资料 | |
![]() |
FQD2N100TF PDF Download |
File Size : 116 KB
Manufacturer:FAIR Description:inputs generated internally to allow synchronous or asynchronous data transfer from master to slave. Isolation from external noise and the effects of load- ing is provided by output buffering. PARALLEL OPERATION C A high P/S input signal allows data transfer into the register via the parallel data lines synchronously with the positive transition of the clock provided the A/S input is low. If the A/S input is high the transfer is independent of the clock. The direction of data flow is controlled by the A/B input. When this signal is high the A data lines are inputs (and B data lines are outputs) ; a low A/B sig- nal reverses the direction of data flow. The AE-input is an additional feature which allows many registers to feed data to a common bus. The A DATA lines are |
相关型号 | |
◆ GE14811 | |
◆ B337-20-285 | |
◆ SCD510-53-1 | |
◆ E19323AA | |
◆ 48220-20629 | |
◆ EN29LV512-70SCP | |
◆ 74C922WM | |
◆ DS32B35-33IND | |
◆ AT28C64B-15JU | |
◆ ATMEGA16A-AU |
1PCS | 100PCS | 1K | 10K | ||
价 格 | |||||
型 号:FQD2N100TF 厂 家:FAIR 封 装: 批 号:0751(bf7 数 量:1853 说 明:Bid Price |
|||||
运 费: 所在地: 新旧程度: |
|||||
联系人:刘先生,罗小姐, |
电 话:0086-755-83576094, |
手 机:0086-(0)13728684091 |
QQ:2355773149,2355773142,61991728 |
MSN:franlmk168@live.cn |
传 真:86-755-83576061 |
EMail:sales@xgf-ic.com, kupan_ic@126.com |
公司地址: 深圳市龙岗区龙城街道龙翔大道9009号珠江广场A2栋11F |