![]() |
|||||||
|
|||||||
![]() |
IRL3302资料 | |
![]() |
IRL3302 PDF Download |
File Size : 116 KB
Manufacturer:IR Description:The state of the data line represents valid data when after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. The data on the SDA line may be changed during the LOW period of the clock signal. There is one clock pulse per bit of data. Each data transfer is initiated with a START condition and terminated with a STOP condition. |
相关型号 | |
◆ GE14811 | |
◆ B337-20-285 | |
◆ SCD510-53-1 | |
◆ E19323AA | |
◆ 48220-20629 | |
◆ EN29LV512-70SCP | |
◆ 74C922WM | |
◆ DS32B35-33IND | |
◆ AT28C64B-15JU | |
◆ ATMEGA16A-AU |
1PCS | 100PCS | 1K | 10K | ||
价 格 | |||||
型 号:IRL3302 厂 家:IR 封 装: 批 号: 数 量:276 说 明:Bid Price |
|||||
运 费: 所在地: 新旧程度: |
|||||
联系人:刘先生,罗小姐, |
电 话:0086-755-83576094, |
手 机:0086-(0)13728684091 |
QQ:2355773149,2355773142,61991728 |
MSN:franlmk168@live.cn |
传 真:86-755-83576061 |
EMail:sales@xgf-ic.com, kupan_ic@126.com |
公司地址: 深圳市龙岗区龙城街道龙翔大道9009号珠江广场A2栋11F |