![]() |
|||||||
|
|||||||
![]() |
LC4064ZC-75TN100C资料 | |
![]() |
LC4064ZC-75TN100C PDF Download |
File Size : 116 KB
Manufacturer:LAT Description:Bidirectional Data I/O Lines. As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the ad- dress during the clock rise of the read cycle. The direction of the pins is controlled by OE and the internal control logic. When OE is asserted LOW, the pins can behave as outputs. When HIGH, DQs and DQPX are placed in a three-state condition. The outputs are automatically three-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of OE. |
相关型号 | |
◆ GE14811 | |
◆ B337-20-285 | |
◆ SCD510-53-1 | |
◆ E19323AA | |
◆ 48220-20629 | |
◆ EN29LV512-70SCP | |
◆ 74C922WM | |
◆ DS32B35-33IND | |
◆ AT28C64B-15JU | |
◆ ATMEGA16A-AU |
1PCS | 100PCS | 1K | 10K | ||
价 格 | |||||
型 号:LC4064ZC-75TN100C 厂 家:LAT 封 装: 批 号:07196 数 量:20 说 明:Bid Price |
|||||
运 费: 所在地: 新旧程度: |
|||||
联系人:刘先生,罗小姐,刘小姐,刘先生,王先生 |
电 话:0086-755-83576094,83576097,83576087,83576084,83979425 |
手 机:0086-(0)13728684091 |
QQ:2355773149,2355773142,61991728 |
MSN:franlmk168@live.cn |
传 真:86-755-83576061 |
EMail:sales@xgf-ic.com, kupan_ic@126.com |
公司地址: 深圳市龙岗区龙岗街道龙岗大道远洋新干线晶钻广场2栋B座2915房 |