|
|||||||
LTC1326IS8资料 | |
LTC1326IS8 PDF Download |
|
File Size : 116 KB
Manufacturer:LTC Description:At the low state of the clock a RESET signal is generated which clears all the shift registers for the next set of data. The shift registers are static mas- ter-slave configurations. There is no clear for the master portion of the first shift register, thus allow- ing continuous operation. There must be a complete set of 36 clocks or the shift registers will not clear. When power is first applied to the chip an internal power ON reset signal is generated which resets all registers and all latches. The START bit and the first clock return the chip to its normal operation. Bit 1 is the first bit following the start bit and it will appear on Pin 18. A logical "1" at the input will turn on the appropriate LED. Figure 3 shows the timing relationship between Data, Clock and DATA ENABLE. |
相关型号 | |
◆ GE14811 | |
◆ B337-20-285 | |
◆ SCD510-53-1 | |
◆ E19323AA | |
◆ 48220-20629 | |
◆ EN29LV512-70SCP | |
◆ 74C922WM | |
◆ DS32B35-33IND | |
◆ AT28C64B-15JU | |
◆ ATMEGA16A-AU |
1PCS | 100PCS | 1K | 10K | ||
价 格 | |||||
型 号:LTC1326IS8 厂 家:LTC 封 装: 批 号:0523 数 量:41 说 明:Bid Price |
|||||
运 费: 所在地: 新旧程度: |
|||||
联系人:刘先生,罗小姐,刘小姐,刘先生,王先生 |
电 话:0086-755-83576094,83576097,83576087,83576084,83979425 |
手 机:0086-(0)13728684091 |
QQ:2355773149,2355773142,61991728 |
MSN:franlmk168@live.cn |
传 真:86-755-83576061 |
EMail:sales@xgf-ic.com, kupan_ic@126.com |
公司地址: 深圳市龙岗区龙岗街道龙岗大道远洋新干线晶钻广场2栋B座2915房 |