 |
|||||||
|
|||||||
|
|
|||||||
|
|||||||
|
|
| MN152451GWA资料 | |
|
MN152451GWA PDF Download |
|
File Size : 116 KB
Manufacturer:MAT Description: PAE and PAF can be programmed independently to switch at any point in memory. (See Table I and Table II.) Programmable offsets determine the flag switching threshold and can be loaded by two methods: parallel or serial. Two default offset settings are also provided, so that PAE can be set to switch at 127 or 1,023 locations from the empty boundary and the PAF threshold can be set at 127 or 1,023 locations from the full boundary. These choices are made with the LD pin during Master Reset. For serial programming, SEN together with LD on each rising edge of WCLK, are used to load the offset registers via the Serial Input (SI). For parallel programming, WEN together with LD on each rising edge of WCLK, are used to load the offset registers via Dn. REN together with LD on each rising edge of RCLK can be used to read the offsets in parallel from Qn regardless of whether serial or parallel offset loading has been selected. During Master Reset (MRS) the following events occur: The read and write pointers are set to the first location of the FIFO. The FWFT pin selects IDT Standard mode or FWFT mode. The LD pin selects either a partial flag default setting of 127 with parallel programming or a partial flag default setting of 1,023 |
|
| 相关型号 | |
| ◆ GE14811 | |
| ◆ B337-20-285 | |
| ◆ SCD510-53-1 | |
| ◆ E19323AA | |
| ◆ 48220-20629 | |
| ◆ EN29LV512-70SCP | |
| ◆ 74C922WM | |
| ◆ DS32B35-33IND | |
| ◆ AT28C64B-15JU | |
| ◆ ATMEGA16A-AU | |
| 1PCS | 100PCS | 1K | 10K | ||
| 价 格 | |||||
|
型 号：MN152451GWA 厂 家：MAT 封 装： 批 号：36.0 数 量：13 说 明：Bid Price |
|||||
|
运 费： 所在地： 新旧程度： |
|||||
| 联系人：刘先生，罗小姐，刘小姐，刘先生，王先生 |
| 电 话：0086-755-83576094,83576097,83576087,83576084,83979425 |
| 手 机：0086-(0)13728684091 |
| QQ：2355773149,2355773142,61991728 |
| MSN：franlmk168@live.cn |
| 传 真：86-755-83576061 |
| EMail：sales@xgf-ic.com, kupan_ic@126.com |
| 公司地址： 深圳市龙岗区龙岗街道龙岗大道远洋新干线晶钻广场2栋B座2915房 |
